

PIC16F627A/628A/648A EEPROM Memory Programming Specification

This document includes the programming specifications for the following devices:

- PIC16F627A
- PIC16F628A
- PIC16F648A
- PIC16LF627A
- PIC16LF628A
- PIC16LF648A

Note: All references to PIC16F627A/628A/648A also apply to PIC16LF62XA devices.

1.0 PROGRAMMING THE PIC16F627A/628A/648A

The PIC16F627A/628A/648A is programmed using a serial method. The Serial mode will allow the PIC16F627A/628A/648A to be programmed while in the user's system. This allows for increased design flexibility. This programming specification applies to PIC16F627A/628A/648A devices in all packages.


1.1 Hardware Requirements

The PIC16F627A/628A/648A requires one programmable power supply for VDD (2.0V to 5.5V) and a VPP of 12V to 14V, or VPP of 4.5V to 5.5V, when using low voltage. Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode

The Programming mode for the PIC16F627A/628A/648A allows programming of user program memory, data memory, special locations used for ID, and the configuration word.

FIGURE 1-1: PIN DIAGRAM



PIC16F627A/628A/648A

FIGURE 1-2: 28-PIN QFN PIC16F627A/628A/648A DIAGRAM




TABLE 1-1: PIN DESCRIPTIONS (DURING PROGRAMMING): PIC16F627A/628A/648A

| Pin Name | During Programming | | |
|----------|--------------------|------------------|---|
| | Function | Pin Type | Pin Description |
| RB4 | PGM | I | Low voltage programming input if configuration bit equals 1 |
| RB6 | CLOCK | I | Clock input |
| RB7 | DATA | I/O | Data input/output |
| MCLR/VPP | Programming Mode | P ⁽¹⁾ | Program Mode Select |
| VDD | VDD | P | Power Supply |
| VSS | VSS | P | Ground |

Legend: I = Input, O = Output, P = Power

Note 1: In the PIC16F627A/628A/648A, the programming high voltage is internally generated. To activate the Programming mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, this means that MCLR does not draw any significant current.

2.0 PROGRAM DETAILS

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF. In Programming mode, the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. In the user program memory space, the PC will increment from 0x0000 to the end of implemented user program memory (see Figure 2-1) and wraps around to 0x0000. Additionally, the high order bit is not affected by the Increment Address command. Thus, in configuration memory, the PC increments from 0x2000 to 0x3FFF and wraps around to 0x2000 (not to 0x0000). The only way to set the PC back to user program memory is to reset the part and re-enter Program/Verify mode as described in **Section 2.4 “Program/Verify Mode”**.

Configuration memory space is entered via the Load Configuration command (see **Section 2.4.3 “Load Data for Configuration Memory”**). Only addresses 0x2000 - 0x200F of configuration memory space are physically implemented. However, only locations 0x2000 through 0x2007 are available. Other locations are reserved. Locations beyond 0x200F will physically access user memory.

2.2 User ID Locations

A user may store identification information (user ID) in four user ID locations. The user ID locations are mapped in [0x2000 : 0x2003]. These locations read out normally even after the code protection is enabled.

Note 1: All other locations in PICmicro® MCU configuration memory are reserved and should not be programmed.

2: Only the low order 4 bits of the user ID locations may be included in the device checksum. See **Section 3.10 “Checksum Computation”** for checksum calculation details.

2.3 EE Data Memory

The EE Data memory space extends from 0x00 to 0xFF and is separate from both program memory space and RAM space.

Only the lower 128 bytes are implemented in the PIC16F627A/628A devices, while the PIC16F648A implements the full 256 bytes.

Programming the EE Data memory uses the same PC as program memory, though only the lower bits are decoded and used.

TABLE 2-1: EE DATA CAPACITY


| Device | EE Data Memory | PC Bits Decoded |
|-----------------|----------------|-----------------|
| PIC16F627A/628A | 128 | 7 |
| PIC16F648A | 256 | 8 |

TABLE 2-2: PROGRAM FLASH

| Device | Program FLASH |
|------------|---------------|
| PIC16F627A | 1K |
| PIC16F628A | 2K |
| PIC16F648A | 4K |

PIC16F627A/628A/648A

FIGURE 2-1: PROGRAM MEMORY MAPPING



2.4 Program/Verify Mode

The programming module operates on simple command sequences entered in serial fashion with the data being latched on the falling edge of the clock pulse. The sequences are entered serially, via the clock and data lines, which are Schmitt Trigger inputs in this mode. The general form for all command sequences consists of a 6-bit command and conditionally a 16-bit data word. Both command and data word are clocked LSb first.

The signal on pin DATA is required to have a minimum setup and hold time (see AC/DC specifications), with respect to the falling edge of the clock. Commands that have data associated with them (read and load), require a minimum delay of TDLY1 between the command and the data.

The 6-bit command sequences are shown in Table 2-3.

TABLE 2-3: COMMAND MAPPING FOR PIC16F627A/PIC16F628A/PIC16F648A

| Command | Mapping (MSb ... LSb) | | | | | | Data |
|-------------------------------|-----------------------|---|---|---|---|---|--------------------------|
| Load Configuration | X | X | 0 | 0 | 0 | 0 | 0, data (14), 0 |
| Load Data for Program Memory | X | X | 0 | 0 | 1 | 0 | 0, data (14), 0 |
| Load Data for Data Memory | X | X | 0 | 0 | 1 | 1 | 0, data (8), zero (6), 0 |
| Increment Address | X | X | 0 | 1 | 1 | 0 | |
| Read Data from Program Memory | X | X | 0 | 1 | 0 | 0 | 0, data (14), 0 |
| Read Data from Data Memory | X | X | 0 | 1 | 0 | 1 | 0, data (8), zero (6), 0 |
| Begin Programming Only Cycle | X | 0 | 1 | 0 | 0 | 0 | |
| Bulk Erase Program Memory | X | X | 1 | 0 | 0 | 1 | |
| Bulk Erase Data Memory | X | X | 1 | 0 | 1 | 1 | |

PIC16F627A/628A/648A

The optional 16-bit data word will either be an input to, or an output from the PICmicro[®] microcontroller, depending on the command. Load Data commands will be input, and Read Data commands will be output. The 16-bit data word only contains 14 bits of data to conform to the 14-bit program memory word. The 14 bits are centered within the 16-bit word, padded with a leading and trailing zero.

Program/Verify mode may be entered via one of two methods. High voltage Program/Verify is entered by holding CLOCK and DATA pins low while raising MCLR first, then VDD as shown in Figure 2-2. Low voltage Program/Verify mode is entered by raising VDD, then MCLR and PGM, as shown in Figure 2-3. The PC will be set to '0' upon entering into Program/Verify mode. The PC can be changed by the execution of either an increment PC command, or a Load Configuration command, which sets the PC to 0x2000.

All other logic is held in the Reset state while in Program/Verify mode. This means that all I/O are in the Reset state (high-impedance inputs).

FIGURE 2-3: ENTERING LOW VOLTAGE PROGRAM/VERIFY MODE






FIGURE 2-2: ENTERING HIGH VOLTAGE PROGRAM/VERIFY MODE



2.4.1 LOAD DATA FOR PROGRAM MEMORY

Load data for program memory receives a 14-bit word, and readies it to be programmed at the PC location. See Figure 2-4 for timing details.


FIGURE 2-4: LOAD DATA COMMAND FOR PROGRAM MEMORY



2.4.2 LOAD DATA FOR DATA MEMORY

Load data for data memory receives an 8-bit byte and readies it to be programmed into data memory. Though the data byte is only 8-bits wide, all 16 clock cycles are required to allow the programming module to reset properly.

FIGURE 2-5: LOAD DATA COMMAND FOR DATA MEMORY




PIC16F627A/628A/648A

2.4.3 LOAD DATA FOR CONFIGURATION MEMORY

The Load Configuration command advances the PC to the start of configuration memory (0x2000-0x200F), and loads the data for the first ID location. Once it is set to the configuration region, only exiting and re-entering Program/Verify mode will reset PC to the user memory space.

FIGURE 2-6: LOAD CONFIGURATION




2.4.4 BEGIN PROGRAMMING ONLY CYCLE

Begin programming only cycle programs the previously loaded word into the appropriate memory (User Program, Data or Configuration memory). **A Load command must be given before every Programming command.** Programming begins after this command is received and decoded. An internal timing mechanism executes the write. The user must allow for program cycle time before issuing the next command. No "End Programming" command is required.

The device must be bulk erased before starting a series of programming only cycles.


FIGURE 2-7: BEGIN PROGRAMMING ONLY CYCLE



2.4.5 INCREMENT ADDRESS

The PC is incremented when this command is received. See Figure 2-8.


FIGURE 2-8: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)



2.4.6 READ DATA FROM PROGRAM MEMORY

Read data from program memory reads the word addressed by the PC and transmits it on the DATA pin during the data phase of the command. This command will report words from either user or configuration memory, depending on the PC setting. The DATA pin will go into Output mode on the second rising clock edge and revert back to Input mode (hi-impedance) after the 16th rising edge.

FIGURE 2-9: READ DATA FROM PROGRAM MEMORY




PIC16F627A/628A/648A

2.4.7 READ DATA FROM DATA MEMORY

Read data from data memory reads the byte in data memory addressed by the low order bits of PC and transmits it on the DATA pin during the data phase of the command. The DATA pin will go into Output mode on the second rising clock edge and revert back to Input mode (hi-impedance) after the 16th rising edge. As only 8 bits are transmitted, the last 8 bits are zero padded.

FIGURE 2-10: READ DATA FROM DATA MEMORY



3.0 COMMON PROGRAMMING TASKS

These programming commands may be combined in several ways, in order to accomplish different programming goals.

3.1 Bulk Erase Program Memory

The program memory can be erased with the Bulk Erase Program Memory command.

Note: All bulk erase operations must take place with V_{DD} between 4.5-5.5V.

To perform a bulk erase of the program memory, the following sequence must be performed:

1. Execute a Load Data for Program Memory with the data word set to all '1's (0x3FFF).
2. Execute a Bulk Erase Program Memory command
3. Wait TERA for the erase cycle to complete.

If the address is pointing to the configuration memory (0x2000-0x200F), then both user ID locations and program memory will be erased.

FIGURE 3-1: BULK ERASE PROGRAM MEMORY




TABLE 3-1: EFFECTS OF ERASING CODE PROTECTED MEMORY

| ACTION Serial & Parallel Operation | Initial State | | | Result | | | | |
|---------------------------------------|----------------------------------|-----------------------------------|----------------------|-------------------|-------------------|----------------|---------------------|---------|
| | \overline{CP} ON=0 OFF=1 | \overline{CPD} ON=0 OFF=1 | PC= Config Mem | Program Memory | Data EE Memory | Config Word | User ID location | Comment |
| Bulk Erase Data Memory | X | OFF | X | Unaffected | Erased | Unaffected | Unaffected | |
| Bulk Erase Data Memory | X | ON | X | Unaffected | Erased | Unaffected | Unaffected | CPD=ON |
| Bulk Erase Program Memory | X | ON | YES | Erased | Erased | Erased | Erased | |
| Bulk Erase Program Memory | X | OFF | YES | Erased | Unaffected | Erased | Erased | |
| Bulk Erase Program Memory | X | ON | NO | Erased | Erased | Erased | Unaffected | |
| Bulk Erase Program Memory | X | OFF | NO | Erased | Unaffected | Erased | Unaffected | |

PIC16F627A/628A/648A

3.2 Bulk Erase Data Memory


The data memory can be erased with the Bulk Erase Data memory command.

To perform a bulk erase of the data memory, the following sequence must be performed:

1. Execute a Bulk Erase Data memory command.
2. Wait TERA for the erase cycle to complete.


Note: All Bulk Erase operations must take place with VDD between 4.5-5.5V

FIGURE 3-2: BULK ERASE DATA MEMORY COMMAND




3.3 Programming Program Memory

FIGURE 3-3: PROGRAM FLOW CHART - PIC16F627A/628A/648A PROGRAM MEMORY




PIC16F627A/628A/648A

FIGURE 3-4: PROGRAM FLOW CHART - PIC16F627A/628A/648A CONFIGURATION MEMORY



3.4 Program Data Memory


FIGURE 3-5: PROGRAM FLOW CHART - PIC16F627A/628A/648A DATA MEMORY



PIC16F627A/628A/648A

3.5 Programming Range of Program Memory

FIGURE 3-6: PROGRAM FLOW CHART - PIC16F627A/628A/648A PROGRAM MEMORY



PIC16F627A/628A/648A

3.6 Configuration Word

The PIC16F627A/628A/648A has several configuration bits. These bits can be set (reads '0') or left unchanged (reads '1'), to select various device configurations.

3.7 Device ID Word

The device ID word for the PIC16F627A/628A/648A is hard coded at 2006h.

TABLE 3-2: DEVICE ID VALUES

| Device | Device ID Value | |
|------------|-----------------|--------|
| | Dev | Rev |
| PIC16F627A | 01 0000 010 | x xxxx |
| PIC16F628A | 01 0000 011 | x xxxx |
| PIC16F648A | 01 0001 000 | x xxxx |

REGISTER 3-1: CONFIGURATION WORD FOR PIC16F627A/PIC16F628A/PIC16F648A (ADDRESS: 2007h)

| R/P-1 | U-1 | U-1 | U-1 | U-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
|------------------------|-----|-----|-----|-----|-------------------------|-------|-------|----------------------------|-------|---|-------|-------|-------|-------|
| $\overline{\text{CP}}$ | — | — | — | — | $\overline{\text{CPD}}$ | LVP | BOREN | MCLR $\overline{\text{E}}$ | FOSC2 | $\overline{\text{PWRT}}\overline{\text{E}}$ | WDTE | FOSC1 | FOSCO | |
| bit 13 | | | | | | | | | | | | | bit 0 | |

bit 13 $\overline{\text{CP}}$: FLASH Program Memory Code Protection bit (PIC16F648A)
 1 = Code protection off
 0 = 0000h to 0FFFh code protected (PIC16F628A)
 1 = Code protection off
 0 = 0000h to 07FFh code protected (PIC16F627A)
 1 = Code protection off
 0 = 0000h to 03FFh code protected

bit 12-9 **Unimplemented:** Read as '1'

bit 8 $\overline{\text{CPD}}$: Data Code Protection bit⁽²⁾
 1 = Data memory code protection off
 0 = Data memory code protected

bit 7 LVP: Low Voltage Programming Enable bit
 1 = RB4/PGM pin has PGM function, low voltage programming enabled
 0 = RB4/PGM is digital I/O, HV on MCLR must be used for programming

bit 6 BOREN: Brown-out Reset Enable bit⁽¹⁾
 1 = BOR enabled
 0 = BOR disabled

bit 5 MCLR $\overline{\text{E}}$: RA5/MCLR Pin Function Select bit
 1 = RA5/MCLR pin function is MCLR
 0 = RA5/MCLR pin function is digital I/O, MCLR internally tied to VDD

bit 3 $\overline{\text{PWRT}}\overline{\text{E}}$: Power-up Timer Enable bit⁽¹⁾
 1 = PWRT disabled
 0 = PWRT enabled

bit 2 WDTE: Watchdog Timer Enable bit
 1 = WDT enabled
 0 = WDT disabled

bit 4, 1-0 FOSC<2:0>: Oscillator Selection bits⁽³⁾
 111 = RC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, Resistor & Capacitor on RA7/OSC1/CLKIN
 110 = RC oscillator: I/O function on RA6/OSC2/CLKOUT pin, Resistor & Capacitor on RA7/OSC1/CLKIN
 101 = INTOSC internal oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN
 100 = INTOSC internal oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN
 011 = EXTCLK: I/O function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN
 010 = HS oscillator: High speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN
 001 = XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN
 000 = LP oscillator: Low power crystal on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN

- Note**
- 1: Enabling Brown-out Reset does not automatically enable the Power-up Timer (PWRT).
 - 2: Only a Bulk Erase will reset the configuration word, including the CP bits.
 - 3: While MCLR is asserted in INTOSC mode, the internal clock oscillator is disabled.

| Legend: | | | |
|--------------------|------------------|------------------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '1' | P = Programmable |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

PIC16F627A/628A/648A

3.8 Embedding Configuration Word and ID Information in the Hex File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file, then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Specifically for the PIC16F627A/628A/648A, the EEPROM data memory should also be embedded in the hex file (see **Section 3.9 “Embedding Data EEPROM Contents in Hex File”**).

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

3.9 Embedding Data EEPROM Contents in Hex File

The programmer should be able to read data EEPROM information from a hex file and conversely (as an option) write data EEPROM contents to a hex file, along with program memory information and fuse information.

The data memory locations are logically mapped starting at address 0x2100. The format for data memory storage is one data byte per address location, LSB aligned.

3.10 Checksum Computation

3.10.1 CHECKSUM

Checksum is calculated by reading the contents of the PIC16F627A/628A/648A memory locations and adding up the opcodes up to the maximum user addressable location (e.g., 0x7FF for the PIC16F628A). Any carry bits exceeding 16 bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16F627A/628A/648A devices is shown in Table 3-3.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The configuration word, appropriately masked
- Masked ID locations (when applicable)

The Least Significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device.

Note: The checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum, by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

TABLE 3-3: CHECKSUM COMPUTATION

| Device | Code Protect | Checksum* | Blank Value | 0x25E6 at 0 and Max Address |
|------------|--------------|------------------------------------|-------------|-----------------------------|
| PIC16F627A | OFF | SUM[0x0000:0x03FF] + CFGW & 0x21FF | 1DFF | E9CD |
| | ON | CFGW & 0x21FF + SUM_ID | 1FFE | EBCC |
| PIC16F628A | OFF | SUM[0x0000:0x7FF] + CFGW & 0x21FF | 19FF | E5CD |
| | ON | CFGW & 0x21FF + SUM_ID | 1BFE | E7CC |
| PIC16F648A | OFF | SUM[0x0000:0x0FFF] + CFGW & 0x21FF | 11FF | DDCD |
| | ON | CFGW & 0x21FF + SUM_ID | 13FE | DFCC |

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the Most Significant nibble.

For example, ID0 = 0x1, ID1 = 0x2, ID3 = 0x3, ID4 = 0x4, then SUM_ID = 0x1234

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

PIC16F627A/628A/648A

4.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 4-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

| AC/DC Characteristics | | Standard Operating Conditions (unless otherwise stated) Operating Temperature: $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ Operating Voltage: $4.5\text{V} \leq V_{DD} \leq 5.5\text{V}$ | | | | |
|--|--------|--|-----|---------|---------------|-------------------------|
| Characteristics | Sym | Min | Typ | Max | Units | Conditions/ Comments |
| General | | | | | | |
| VDD level for word operations, program memory | VDD | 2.0 | — | 5.5 | V | |
| VDD level for word operations, data memory | VDD | 2.0 | — | 5.5 | V | |
| VDD level for bulk erase operations, program and data memory | VDD | 4.5 | — | 5.5 | V | |
| High voltage on $\overline{\text{MCLR}}$ | VIHH | 10.0 | — | 13.5 | V | |
| $\overline{\text{MCLR}}$ rise time (V_{SS} to V_{IHH}) for Programming mode entry | TVHHR | — | — | 1.0 | μs | |
| Hold time after $\overline{\text{MCLR}}\uparrow$ | TPPDP | 5 | — | — | μs | |
| Hold time after LVP \uparrow | TLVPP | 5 | — | — | μs | |
| (CLOCK, DATA) input high level | VIH1 | 0.8 VDD | — | — | V | Schmitt Trigger input |
| (CLOCK, DATA) input low level | VIL1 | — | — | 0.2 VDD | V | Schmitt Trigger input |
| CLOCK, DATA setup time before $\overline{\text{MCLR}}\uparrow$ | TSET0 | 100 | — | — | ns | |
| Hold time after VDD \uparrow | THLD0 | 5 | — | — | μs | |
| Serial Program/Verify | | | | | | |
| Data in setup time before clock \downarrow | TSET1 | 100 | — | — | ns | |
| Data in hold time after clock \downarrow | THLD1 | 100 | — | — | ns | |
| Data input not driven to next clock input (delay required between command/data or command/command) | TDLY1 | 1.0 | — | — | μs | |
| Delay between clock \downarrow to clock \uparrow of next command or data | TDLY2 | 1.0 | — | — | μs | |
| Clock \uparrow to data out valid (during read data) | TDLY3 | — | — | 80 | ns | |
| Programming cycle time | TPROG | — | — | 2.5 | ms | |
| Data EEPROM Programming cycle time | TDPROG | — | — | 6 | ms | |
| Bulk Erase cycle time | TERA | — | — | 6 | ms | |

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartShunt and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICKit, PICDEM, PICDEM.net, PICTail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

**QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949:2002 ==**

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: <http://www.microchip.com>

Atlanta

3780 Mansell Road, Suite 130
Alpharetta, GA 30022
Tel: 770-640-0034
Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848
Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250
Fax: 248-538-2260

Kokomo

2767 S. Albright Road
Kokomo, IN 46902
Tel: 765-864-8360
Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888
Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966
Fax: 480-792-4338

San Jose

1300 Terra Bella Avenue
Mountain View, CA 94043
Tel: 650-215-1444

Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Australia

Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing

Unit 706B
Wan Tai Bei Hai Bldg.
No. 6 Chaoyangmen Bei Str.
Beijing, 100027, China
Tel: 86-10-85282100
Fax: 86-10-85282104

China - Chengdu

Rm. 2401-2402, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-86766200
Fax: 86-28-86766599

China - Fuzhou

Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506
Fax: 86-591-7503521

China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

China - Shanghai

Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700
Fax: 86-21-6275-5060

China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza
No. 5022 Binhe Road, Futian District
Shenzhen 518033, China
Tel: 86-755-82901380
Fax: 86-755-8295-1393

China - Shunde

Room 401, Hongjian Building
No. 2 Fengxiangnan Road, Ronggui Town
Shunde City, Guangdong 528303, China
Tel: 86-765-8395507 Fax: 86-765-8395571

China - Qingdao

Rm. B505A, Fullhope Plaza,
No. 12 Hong Kong Central Rd.
Qingdao 266071, China
Tel: 86-532-5027355 Fax: 86-532-5027205

India

Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5932 or
82-2-558-5934

Singapore

200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Kaohsiung Branch
30F - 1 No. 8
Min Chuan 2nd Road
Kaohsiung 806, Taiwan
Tel: 886-7-536-4818
Fax: 886-7-536-4803

Taiwan

Taiwan Branch
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Durisolstrasse 2
A-4600 Wels
Austria
Tel: 43-7242-2244-399
Fax: 43-7242-2244-393

Denmark

Regus Business Centre
Lautrup høj 1-3
Ballerup DK-2750 Denmark
Tel: 45-4420-9895 Fax: 45-4420-9910

France

Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - 1er Etage
91300 Massy, France
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany

Steinheilstrasse 10
D-85737 Ismaning, Germany
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy

Via Quasimodo, 12
20025 Legnano (MI)
Milan, Italy
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands

P. A. De Biesbosch 14
NL-5152 SC Drunen, Netherlands
Tel: 31-416-690399
Fax: 31-416-690340

United Kingdom

505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44-118-921-5869
Fax: 44-118-921-5820

11/24/03